module tb_fenpinqi();
    reg CLK_IN = 0;
    wire CLK_OUT;
    parameter R = 1;
    fenpinqi u1(.CLK_IN(CLK_IN),
                .CLK_OUT(CLK_OUT));
    always #1 CLK_IN = ~CLK_IN;
endmodule
